In this paper we have designed energy efficient Vedic multiplier circuit with units of inch or sq. ft. using family of various HSTL (High Speed Transreciever Logic) IO standards on 28 nm FPGA(Field programmable gate array).5 various HSTL standards are compared with each other to have the most efficient among them, there analysis is made on the basis of different temperatures taken : 25 0 C, 30 0 C, 45 0 C, 53.5 0 C.We are using Verilog HDL for the designing of this Vedic circuit.
I. INTRODUCTION
Vedic mathematics is a haul out as of four Vedas: books of wisdom. It is in fact a subordinate element of "Sthapatya-veda" (book about architecture and civil engineering). Due to its straight forwardness and promptness, it finds its great applications in the fields of geometry, trigonometry, factorization, multiplication and calculus. Multipliers are the important mechanisms for all the digital signal processors (DSPs), FIR filters etc. and the recital of these processors is mostly obtained by the types of multipliers being used. A number of multipliers have been projected and intended over past few years [1] . In those design , the multiplication method used requires many halfway stages to obtain the final output result because of which significant path gets prolonged.Also because of these prolonged paths additional hardware components are required leading to increase in power and area consumption .The technique used in this paper for multiplier design is named as Adyamadyenantya -mantyena This sutra implies ''first by first and last by last''. If assume we have to want to calculate the area of a rectangular plank having length and breadth as 4ft . 2 inches and 5 ft. 7 inches respectively. Then in accordance with this sutra the area of this plank can be found as follows: 
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V. CONCLUSION
The design of energy efficient Vedic multiplier by the sutra Adyamadyenantya -mantyena is possible and we concluded that the design based on the IO standard of HSTL_11 member of HSTL family is the most energy efficient design. From the analysis done above we observed that At different ambient temperatures from 25 o C to 60 o C, there is 4.44%, 4.34%, 4.76%, 5.303% reduction in Leakage power and 72.30%, 70.90%, 68.80%, 67.31% reduction in Total power Dissipation for HSTL_11 as compared to HSTL_11, HSTL_11_DCI, HSTL_11_DCI.
VI. FUTURE SCOPE
The design is implemented on 28 nm FPGA. Hence, there is a broad extent to execute this design on 45 nm Spartan-6, Artix-6 and Virtex-5 FPGA or on 42nm, 10nm, 5nm or 7 nm based Field programmable gate array in future. The design on these technologies will give a wide scale for VLSI designer to obtain highly energy efficient and high performance multiplier design. This design can be applied to various electronic circuits such as processors, ALU's, registers etc. in order to manage leakage power.
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